

High-Performance Memory IP and Subsystem for Automotive Applications

Cadence Design Systems



TSMC 2017
Open Innovation Platform[®]
Ecosystem Forum



ABSTRACT

Demand for Automotive electronics has accelerated starting with the need of feature rich infotainment system to mainstream adoption of ADAS to fully autonomous driving. Today's on vehicle applications require high performance, high bandwidth computing. Especially due to the high data rate in camera-based and other sensor fusion systems, the DDR interface in ADAS SoCs is critical and require utmost performance to process uncompressed video and sensor data. DDR memory is a key IP to enable these capabilities in modern automobiles. The presentation will discuss why LPDDR4 SDRAM has become the choice of memory over the DDR4 or DDR3, how ECC coverage is maintained across this transition, together with considerations for a memory sub-system that is high performance, robust, and functional safety compliant. Additionally, we will share with you design measures that are needed to meet automotive temperature requirements, additional reliability requirements and conformance to ISO26262 requirements as well as AEC-Q100 specifications and silicon data for such implementation in 16nm and 7nm.



High-Performance Memory IP and Subsystem for Automotive Applications

Kishore Kasamsetty, Product Marketing Director, DDR IP
TSMC OIP 2017
Santa Clara, CA
September 13, 2017

cadence®

Agenda

1. Automotive Applications Driving Memory Bandwidth
2. Choice of DRAM and Memory Subsystems
3. DDR Interface IP – Certifications and Design to Grade
4. Active Safety Enhancements in IP
5. Conclusion

2 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence®

Automotive Safety Evolution Main Goal - Avoid Crash, Injury, Fatality


Advanced driver assists from being offered in high-end luxury vehicles
to being offered in the majority of new cars in just one model year



Collision Warning/Avoidance



Pedestrian Detection Warning



Blind Spot Monitor



Night Vision



Surround View Camera



Parking Assist

3 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence®

New Applications Drive Complex Electronics

- Balanced growth in overall automotive semiconductor
- Significant growth for ADAS and infotainment applications




Image courtesy of BIMMERPOST.com F30 General Vehicle Electronics

More and more electronics added for infotainment and ADAS

4 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence®

Diversity and Complexity of ADAS Applications Drives need for a high-performance DRAM-based memory




Figure courtesy of TI

- Complex processing and data manipulation needs large and fast memories, SRAM is not sufficient... enter DRAM

5 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence


Issues with Adopting DRAM for Automotive Memory and DDR IP vendors stepping up

- Traditional DRAM temp range is limited
 - Extended temp range for LPDDR4 is now available from major vendors
- DRAM is fundamentally a capacitor holding charge
 - Long considered not reliable enough for automotive
 - System ECC and command/address parity protection are important
 - Code stored in DRAM needs additional protection
- DDR controller support for ECC and data/address parity critical
- IP compliance to automotive grade and safety certification are requirements

6 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence

Memory Bandwidth and Capacity Needs for ADAS High bandwidth and modest capacity



<https://www.renesas.com/en-us/solutions/automotive/products/rcar-h1.html>
<https://www.renesas.com/en-us/solutions/automotive/products/rcar-h3.html>

- Vision processing is bandwidth hungry
 - Frame rates, resolution and #streams rising
 - Example: 8MP camera, 60 fps, 16 bit depth => 1GBps
- Storage requirement for ADAS is moderate compared to server/ mobile
 - Smaller footprint RTOS
- Silicon proven DDR IP at highest data rates is critical

7 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence

Agenda


1. Automotive Applications Driving Need for High-Performance Memory
2. Choice of DRAM and Memory Subsystems
3. DDR Interface IP – Certifications and Design to Grade
4. Active Safety Enhancements in IP
5. Conclusion

8 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence

LPDDR4 Automotive System Example

- X32 channel
- Total band width: 17 GBps
- Memory capacity : 4Gb-16Gb
- Total DRAM Area: ~ 150 mm²
- Advantages:
 - Highest bandwidth and data rate
 - X32 devices
 - Better bandwidth/capacity ratio suited for ADAS
 - Compact DRAM Area: ~ 150 mm²/ch
- But...
 - Cannot implement system ECC
 - In-line ECC with modern controller... performance overhead
 - Cadence controller can mitigate




9 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence

DDR4 Automotive System Example

- X32 channel with ECC
- Total band width: 12.8 GBps
- Memory Capacity: 8Gb-16Gb
- Total DRAM Area: > 312 mm²
- Advantages
 - DDR4 is still the lowest cost DRAM
 - System ECC
- But...
 - No X32 devices...may end up spending \$ for unnecessary bits
 - Total bandwidth limited by data rates
 - Auto grade DDR4 support still evolving



10 © 2017 Cadence Design Systems, Inc. All rights reserved.


cadence

LPDDR4 is Preferred Technology for Automotive

Solving memory bandwidth demand with optimized cost, power, and reliability

High Performance

- 3200-4267 data rates
- 12-17GB/s per die
- 24-34GB/s per pkg
- LPDDR4-4267 exceeds max DDR4 standard data rate



Low Power

- Low-swing I/O
- Easier frequency scaling
- Data bit inversion (DBI)
- ~40% power reduction compared to DDR4

Better Signal Integrity, Lower EM Interference

- Rich training
- Data bit inversion (DBI)
- VSS termination

DRAM vendors have committed to long-term supply of LPDDR4 for automotive production and spares

Higher Reliability

- First with post-package repair
- Extended operating range
- Temperature compensation
- DRAM vendor techniques to allow higher temp operation

11 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence

Agenda

1. Automotive Applications Driving Memory Bandwidth
2. Choice of DRAM and Memory Subsystems
3. DDR Interface IP – Certifications and Design to Grade
4. Active Safety Enhancements in IP
5. Conclusion

12 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence

IP Design for Automotive Applications

Understand Customer Needs:

Significantly increased safety requirements on IPs

- Complexity of devices in ADAS are increasing
- Customer liability is increasing due to fully autonomous vehicle
- Safety needs to be considered early in IP development

Provide baseline safety readiness:

Safety mechanism eases meeting ASIL-ready and AECQ-100 requirements

- IP enhanced to meet fault metric target per ASIL level
- Design to grade (extended temperature range for Grade2 and Grade1)
- AECQ-100-based post-silicon characterization

Enhance system safety:

IP active safety mechanism ensures effective SoC-level safety

- Failures can be detected with high coverage and low latency
- Easy to implement localized diagnostics and recovery
- Sensible active safety features in IP reduce SoC-level safety design effort

13 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence

AEC-Q100

Characterization for hard IP example


Test Item	AEC-Q100 Requirements	Cadence Tests (Methods) Conducted
E.HBM	AEC-Q100-002E defines ESD-HBM testing to be based on ANSI/ESDA/JEDEC JS-001 Classification 2 or better Conducted at 500V, 1000V and 2000V	ESD HBM testing conducted according to ANSI/ESDA/JEDEC JS-001-2012 for 4 parts at 2000V Conclusion: • Test procedure meets AEC-Q100 requirements
E.CDM	AEC-Q100-011C1 defines ESD-CDM testing to be based on ANSI/ESD S5.3.1-2009, Charged Device Model (CDM), Component Level Classification C4B or better 750V corner pins, 500V for all other pins Sample size = (# of 250V voltage steps) x 3	ESD HBM testing conducted according to EIA/JESD22-C101_E for 4 parts at +/- 600V, +/-650V and +/-750V Conclusion: • Comparable testing procedures
E.LU	AEC-Q004D defines latch-up testing procedure compatible to JEDEC JESD78 standard Sample size: 6 parts from 1 lot	Latch-up testing conducted according to JESD78 for negative/positive current and over voltage testing on 6 parts Conclusion: • Test procedure meets AEC-Q100 requirements
E.CHAR	AEC-Q003A provides general guideline on CHAR process. CHAR plan should cover PPM target, corner lots, same sizes, etc. No hard-specific requirements provided. Sample size driven by test accuracy	CHAR plan/report: • 5 process corners: TT, FF, SS, SF, FS • Devices per corner: 5 • Junction temperature: (-40°C, 25°C, 125°C) • Supply: (LV, TV, HV) Conclusion: • 125°C junction is sufficient for Grade 2
E.TEST	Pre- and post- stress functional/parameters All samples TEST before and after HTOL at room, cold and hot temperatures	Conclusion: • Test conducted pre- and post- HTOL/ELFR stress

14 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence

Functional Safety Analysis and Verification

Understanding and achieving ASIL hardware metrics



15 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence

Design to Grade – Implications

- Design to grade requirements
 - Grade 2 temp range -40C to 125C junction
 - Grade 1 temp range -40C to 150C junction
 - Ageing tolerance 10 or 15 year
 - ESD current tolerances
- Design challenges
 - Adopt new design rules
 - Extensive ageing simulations and signoff
 - Automotive hardened standard cells
 - Larger area to support extended temp ranges and EM rules
- PHY IP needs automotive-grade signoff and methodologies

16 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence

Agenda

1. Automotive Applications Driving Memory Bandwidth

2. Choice of DRAM and Memory Subsystems

3. DDR Interface IP – Certifications and Design to Grade

4. Active Safety Enhancements in IP


5. Conclusion

Automotive Safety Mechanisms


A summary of effective hardware safety mechanisms

Memory Protection	State Protection	Datapath Protection	Communication Protection
<ul style="list-style-type: none"> ECC for RAM 1-bit correction 2-bit detection Parity for RAM/flash Checksum for ROM 	<ul style="list-style-type: none"> Parity for CSRs Redundancy for CSRs Redundancy for FSM state encoding Illegal 	<ul style="list-style-type: none"> Data bus ECC Data bus parity Address bus parity FIFO overflow underflow Anti-lockup watchdog 	<ul style="list-style-type: none"> PHY-layer BER checking Error correction coding Link-layer CRC/FCS Transaction-layer CRC Header CRC/checksum Illegal format detection
BIST	Electrical Reliability	Failure Notification	Failure Recovery
<ul style="list-style-type: none"> Memory BIST Logic BIST PRBS and loopback Known answer test 	<ul style="list-style-type: none"> Analog operating point calibration BER calibration Timing calibration and training Voltage, temperature monitor 	<ul style="list-style-type: none"> Failure notification pin Failure notification interrupt Failure status CSR and event logging counters 	<ul style="list-style-type: none"> Software/hardware reset Software/hardware initiated recalibration Self-correction through error correction code

Active Safety Features in DDR Controller IP



Active Safety Features in DDR PHY



Agenda


1. Automotive Applications Driving Memory Bandwidth
2. Choice of DRAM and Memory Subsystems
3. DDR Interface IP – Certifications and Design to Grade
4. Active Safety Enhancements in IP
5. Conclusion

21 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence

Comprehensive Automotive IP Portfolio

- Major focus and investment in automotive IP
- Commitment to functional safety
- Trained over 100 R&D engineers in ISO26262,
 - >25 achieved SGS-Tuv certifications in 2016



Hard IP	Soft IP
LPDDR4/4X PHY	LPDDR4/4X controller
PCIe4 PHY (Sierra)	PCIe4 (x16) Controller
PCIe3 PHY (Torrent)	
DP/eDP PHY (Torrent)	DP/eDP Controller
USB3.1 PHY (Torrent)	USB3.1 (10G) Controller
USB2.0 PHY	
MIPI DPHY Tx	MIPI CSI-2 Rx V1.3 Controller
MIPI DPHY Rx	MIPI CSI-2 Tx V1.3 Controller
	MIPI DSI Tx v1.3 Controller
	UFS2.1 Host controller
	QSPI
	I3C Master Controller
	Ethernet MAC with TSN

22 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence

Conclusions

- Electronics demands are expanding from infotainment to ADAS to fully autonomous to improve vehicle safety
- Safety-critical applications in automotive are adopting fastest available DRAM memories as capacity and bandwidth needs increase
- LPDDR4 has become the DRAM of choice for automotive electronics due to its superior bandwidth for a given memory size
- LPDDR4 memory controller and PHY interface designs must consider functional safety, long-term reliability, and temperature range requirements
- Cadence DDR IP solutions are automotive ready and available now

23 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence

cadence

© 2017 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. PCI Express and PCIe are registered trademarks of PCI-SIG. MIPI and M-PHY are registered trademarks owned by MIPI Alliance. USB Type-C and USB-C are trademarks of USB Implementers Forum. All other trademarks are the property of their respective owners.